



INVESTOR IN PEOPLE

The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Dated 23 February 2004

**THIS PAGE BLANK (USPTO)**



1/77  
08 SEP 03 E833436-2 000389  
151/700 0-00-0320865.9

## Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

The Patent Office  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

## 1. Your reference

P18023GB - JCC/SJF/sz1

## 2. Patent application number

(The Patent Office will fill this part in)

0320865.9

5 SEP 2003

## 3. Full name, address and postcode of the or of each applicant (underline all surnames)

Micron Technology Europe Limited  
Micron House, Wellington Business Park  
Dukes Ride, Crowthorne  
Berkshire, RG45 6LS

Patents ADP number (if you know it)

8708100001

If the applicant is a corporate body, give the country/state of its incorporation

## 4. Title of the invention

Low Voltage Bandgap Reference Circuit with Reduced Area

## 5. Name of your agent (if you have one)

Forrester Ketley &amp; Co.

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

Forrester House  
52 Bounds Green  
London  
N11 2EY

Patents ADP number (if you know it)

133001

## 6. Priority: Complete this section if you are declaring priority from one or more earlier patent applications, filed in the last 12 months.

Country

Priority application number  
(if you know it)Date of filing  
(day / month / year)

## 7. Divisionals, etc: Complete this section only if this application is a divisional application or resulted from an entitlement dispute (see note f)

Number of earlier UK application  
(day / month / year)

## 8. Is a Patents Form 7/77 (Statement of inventorship and of right to grant of a patent) required in support of this request?

Answer YES if:

- a) any applicant named in part 3 is not an inventor, or
- b) there is an inventor who is not named as an applicant, or
- c) any named applicant is a corporate body.

YES

Otherwise answer NO (See note d)

**Patents Form 1/77**

9. Accompanying documents: A patent application must include a description of the invention. Not counting duplicates, please enter the number of pages of each item accompanying this form:

Continuation sheets of this form	0
Description	13
Claim(s)	6
Abstract	1
Drawing(s)	5

10. If you are also filing any of the following, state how many against each item.

Priority documents	-
Translations of priority documents	-
Statement of inventorship and right to grant of a patent (Patents Form 7/77)	-
Request for a preliminary examination and search (Patents Form 9/77)	-
Request for a substantive examination (Patents Form 10/77)	-
Any other documents (please specify)	-

11. I/We request the grant of a patent on the basis of this application.

Signature(s) Forrester Ketley & Co.

Date 02/09/03

12. Name, daytime telephone number and e-mail address, if any, of person to contact in the United Kingdom

CARSTAIRS, James C.  
(020) 8889 6622

fklondon@forresters.co.uk

**Warning**

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

**Notes**

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 08459 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered YES in part 8, a Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- Part 7 should only be completed when a divisional application is being made under section 15(4), or when an application is being made under section 8(3), 12(6) or 37(4) following an entitlement dispute. By completing part 7 you are requesting that this application takes the same filing date as an earlier UK application. If you want the new application to have the same priority date(s) as the earlier UK application, you should also complete part 6 with the priority details.

## LOW VOLTAGE BANDGAP REFERENCE CIRCUIT WITH REDUCED AREA

### BACKGROUND

#### Field of the Disclosure

The present disclosure generally relates to reference voltage generators and, more particularly, to a bandgap reference (BGR) voltage generator circuit with reduced substrate area.

#### Brief Description of Related Art

Reference voltage generators with a minimum (preferably zero) variation of output voltage with temperature are important elements for precise electronics. For example, an analog-to-digital converter (ADC) circuit may be fabricated on the same die with other digital systems increase the integration level. However, to maximize the usability of an ADC operating on sub 1-volt supply voltages, it is desirable to provide an on-chip low-voltage reference generator circuit that can provide a stable reference voltage to the ADC. Reference voltage generators are also used in DRAM's (dynamic random access memory), flash memories, and other analog or digital devices. The generators are required to be stabilized over process, voltage, and temperature variations, and also to be implemented without modification of fabrication process. The increased demand for portable electronic devices and the technology scaling are driving down the supply voltages of digital circuits. Low voltage operation and low power consumption are important design factors for battery-operated portable electronic devices. As CMOS (complementary metal oxide semiconductor) technologies continue to migrate into deep submicron region, the power supply voltage for devices produced using such CMOS technologies will likewise scale to below 1.5V for reliable operation of devices and also to keep the weights of the devices low.

Bandgap reference (BGR) voltage circuits are one of the most popular reference voltage generators that successfully achieves low-power, low-voltage operational demands. BGR circuits are used in bipolar, CMOS and bipolar CMOS (BICMOS) circuit designs for producing stable reference voltages for biasing other circuits on the chip, thereby allowing designs of battery-operated portable electronic devices. The stable reference voltages are used to control other voltage levels within a chip and to provide bias currents that are proportional to absolute

temperature. For example, a bandgap reference voltage circuit in a cellular telephone must not only provide the required voltage regulation and bias current, but also must be power efficient because cellular telephones are powered by batteries. As bandgap reference circuits are integral to the majority of today's electronic devices, the reliability of the bandgap reference voltage circuit is essential to avoid device failures.

A conventional bandgap reference circuit is a circuit that subtracts the voltage ( $V_{BE}$ ) of a forward-biased diode having a negative temperature coefficient from a voltage ( $V_T$ ) proportional to absolute temperature (PTAT) and having a positive temperature coefficient. At room temperature, the temperature coefficient of  $V_{BE}$  is  $-2.2 \text{ mV/}^\circ\text{C}$ , whereas the temperature coefficient of the thermal voltage  $V_T$  is  $+0.086 \text{ mV/}^\circ\text{C}$ . A PTAT (i.e.,  $V_T$ ) can be realized by amplifying the voltage difference of two forward-biased base-emitter junctions. As a consequence, a temperature compensated voltage close to the material bandgap of silicon ( $\sim 1.22\text{V}$ ) results. Thus, the BGR circuit operates on the principle of compensating the negative temperature coefficient of  $V_{BE}$  with the positive temperature coefficient of the thermal voltage  $V_T$ . A full compensation at room temperature is given by:

$$V_{BG} = V_{BE} + nV_T = V_{BE} + n \frac{kT}{q} \quad \dots(1)$$

where "n" is equal to 25.6 ( $=2.2/0.086$ ), "k" is Boltzmann's constant ( $=1.38 \times 10^{-23} \text{ J/K}$ ), and "q" is electronic charge ( $=1.6 \times 10^{-19} \text{ C}$ ).

Because the value of  $V_{BE}$  at room temperature for low currents is close to 0.650V and  $V_T$  at room temperature is 25.8 mV, the value of  $V_{BG}$  (from equation (1) above) is 1.26V. At this point, the temperature dependence of  $V_{BG}$  becomes negligibly small. Such a value ( $=1.26\text{V}$ ) is just slightly more than the silicon energy gap ( $\sim 1.22\text{V}$ ). Therefore, circuits achieving temperature compensation in the range of silicon bandgap are called BGR circuits. As noted before, the output voltage of convention BGR circuits is around 1.26V, which limits the low supply voltage ( $V_{cc}$ ) operation. In other words, the operational or supply voltage cannot be lowered below approximately 1.25V, which limits the low-voltage design for the CMOS circuits. Hence, it is desirable to develop a BGR circuit that successfully operates with sub-1V supply voltages.

Fig. 1 illustrates a prior art bandgap reference voltage generator circuit 10 that can operate with sub-1V supply voltage. A detailed description of the circuit 10 along with simulation results is provided in “A CMOS Bandgap Reference Circuit with Sub-1-V Operation” by Banba et al., IEEE Journal of Solid-State Circuits, Vol. 34, No. 5 (May 1999) (hereinafter “Banba”), the description of which is incorporated herein in its entirety. The BGR circuit in Fig. 1 utilizes an operational amplifier 12 along with three PMOS (P-substrate MOS—a type of CMOS) transistors 14 (P1), 16 (P2) and 18 (P3). The source terminals 24, 30 and 36, of transistors P1, P2 and P3, respectively, are electrically connected to a supply voltage Vcc. The gate terminals 26, 32 and 38, of transistors P1, P2 and P3, respectively, are connected to the output 23 of the op-amp 12. The drain terminal 28 of transistor P1 is connected (not shown) to the inverting input 22 of the op-amp 12, thereby supplying voltage Va at input 22. The drain terminal 34 of transistor P2 is connected (not shown) to the non-inverting input 20 of the op-amp 12, thereby supplying voltage Vb at input 20. In other words, transistors P1, P2 and the op-amp 12 are connected in a looped manner. On the other hand, the drain terminal 40 of the transistor P3 is not connected to the op-amp 12, but, instead, functions as an output terminal from which the reference voltage (Vref) generated by the BGR circuit 10 can be obtained. The voltage “Vref” is the same as the voltage “V<sub>BG</sub>” given in equation (1) above.

It is noted at the outset that the terms “connected” and “electrically connected” are used interchangeably herein. These terms also refer to, in an appropriate context, the condition of being “electrically held at” a given potential. For example, the phrase “connected to a reference potential” refers to the state of being electrically held at the reference potential.

In the BGR circuit 10, a combination of resistor and diode networks (described later hereinbelow) connected to drains 28 and 34 maintain the op-amp input voltages Va and Vb at the same potential.

$$V_a = V_b \quad \dots(2)$$

As shown in Fig. 1, a resistor 42 (R1) is connected between the drain 28 and a reference potential (or circuit ground); whereas, the anode of a diode 44 is connected to the drain 28 and the cathode of the diode 44 is connected to the reference potential. A resistor-diode network consisting of a

resistor 46 (R3) in series with a parallel combination of N diodes 48 is connected between the drain 34 and the reference potential as shown in Fig. 1. It is noted here that for ease of discussion the same reference numeral "48" is used herein to refer to each diode in the N diodes. Another resistor 50 (R2) is connected between the drain 34 and the reference potential, and also in parallel to the resistor-diode network (of R3 and N parallel diodes) as shown in Fig. 1. One terminal of an output resistor 52 (R4) is connected to the drain 40 and the other terminal to the reference potential to provide the reference voltage Vref.

In the circuit 10 in Fig. 1, the resistance of R1 and R2 is the same and the currents I1, I2 and I3 have the same value also.

$$R_1 = R_2 \quad \dots(3)$$

$$I_1 = I_2 = I_3 \quad \dots(4)$$

Therefore, the respective branch currents have equal value also.

$$I_{1a} = I_{2a}, \quad I_{1b} = I_{2b} \quad \dots(5)$$

For the circuit 10 in Fig. 1, the voltage differential,  $dV_f$ , which is the voltage difference between the forward voltage across diode 44 (Vf1) and the forward voltage across N (N=100 in one implementation in Banba) parallel diodes (Vf2) is given by:

$$dV_f = V_{f1} - V_{f2} = V_T \ln (N) \quad \dots(6)$$

Banba teaches that the output voltage of the BGR circuit 10 is given by:

$$V_{ref} = R_4 \left( \frac{V_{f1}}{R_2} + \frac{dV_f}{R_3} \right) \quad \dots(7)$$

Hence, Vref is determined by the resistance ratio of R2, R3 and R4, and is little influenced by the absolute values of the resistance. Further, in Banba's circuit 10, the transistors P1, P2 and P3 preferably operate in the saturation region so that their drain-to-source voltages can be small when the drain-to-source currents are reduced.

In an experimental analysis of the circuit 10, Banba provides the following values for various resistors in the circuit 10 to achieve a simulated Vcc of 0.84V: R1=R2=2MΩ, R3=393kΩ, and R4=884kΩ. These resistor values provide low power consumption (i.e., current

consumption in the range of tens of microamperes). Other resistor values may be selected to achieve results similar to those obtained in Banba. For example, in one implementation, the topology of the circuit 10 in Fig. 1 was fabricated on a silicon substrate using a typical  $0.18\mu\text{m}$  CMOS fabrication process, with the following resistor values to achieve results similar to those described in Banba:  $R1=R2=3.2\text{M}\Omega$ ,  $R3=220\text{k}\Omega$ , and  $R4=800\text{k}\Omega$ . These resistor values were implemented with n-well (on p-substrate) and occupy significant area—the total area of the resistors was  $300\mu\text{m} \times 300\mu\text{m}$ .

Thus, to fabricate a BGR circuit using Banba's circuit configuration (i.e., the circuit 10 in Fig. 1) with sub 1V supply voltage operation and low power consumption, the substrate area occupied by the resistors in the circuit 10 is approximately 50% of the total silicon bandgap area. In other words, the area of the low voltage, low power bandgap proposed by Banba is dominated by the area of the very high value resistors employed in Banba—50% of the total cell size is due to the area of the resistors employed. Therefore, it is desirable to devise a BGR circuit configuration that achieves sub 1V operation and low power consumption while significantly reducing the chip real estate occupied by the resistors.

## SUMMARY

In one embodiment, the present disclosure includes a bandgap reference (BGR) circuit that comprises an operational amplifier including a first input, a second input, and a first output; a T-network of passive resistors electrically connected between the first and the second inputs; and a transistor network having a third input and a second output, wherein the first output of the operational amplifier is electrically connected to the third input to generate a bandgap reference voltage at the second output. The T-network includes a first resistor having a first terminal and a second terminal, wherein the first terminal is electrically connected to the first input; a second resistor having a third terminal and a fourth terminal, wherein the third terminal is electrically connected to the second terminal and the fourth terminal is electrically connected to the second input; and a third resistor having a fifth terminal and a sixth terminal, wherein the fifth terminal is electrically connected to at least one of the second and the third terminals and the sixth terminal is electrically connected to a reference potential.

In another embodiment, the present disclosure contemplates an improvement in a bandgap reference circuit having an operational amplifier with a first input, a second input, and an output; a first CMOS transistor having a gate connected to the first output, a source connected to a supply voltage, and a drain connected to a diode, wherein the drain of the first CMOS transistor is configured to function as the first input; a second CMOS transistor having a gate connected to the first output, a source connected to the supply voltage, and a drain connected to a first resistor in series with a parallel network of diodes, wherein the drain of the second CMOS transistor is configured to function as the second input; a third CMOS transistor having a gate connected to the output, a source connected to the supply voltage, and a drain connected to a second resistor, wherein a bandgap reference voltage is obtained at the drain of the third CMOS transistor. The improvement comprises a T-network of passive resistors connected between the first and the second inputs, wherein the T-network includes a third resistor having a first terminal and a second terminal, wherein the first terminal is electrically connected to the first input; a fourth resistor having a third terminal and a fourth terminal, wherein the third terminal is electrically connected to the second terminal and the fourth terminal is electrically connected to the second input; and a fifth resistor having a fifth terminal and a sixth terminal, wherein the fifth terminal is electrically connected to at least one of the second and the third terminals and the sixth terminal is electrically connected to a reference potential.

In a still further embodiment, the present disclosure includes a method that comprises providing an operational amplifier having a first input, a second input, and a first output; connecting a T-network of passive resistors between the first and the second inputs; and further providing a transistor network having a third input and a second output, wherein the first output of the operational amplifier is connected to the third input. The T-network includes a first resistor having a first terminal and a second terminal, wherein the first terminal is connected to the first input; a second resistor having a third terminal and a fourth terminal, wherein the third terminal is connected to the second terminal and the fourth terminal is connected to the second input; and a third resistor having a fifth terminal and a sixth terminal, wherein the fifth terminal is connected to at least one of the second and the third terminals and the sixth terminal is connected to a reference potential.

In another embodiment, the present disclosure contemplates a method of generating a bandgap reference voltage. The method comprises using an operational amplifier having a first input, a second input, and a first output; using a T-network of passive resistors between the first and the second inputs, wherein the T-network includes a first resistor having a first terminal and a second terminal, wherein the first terminal is connected to the first input, a second resistor having a third terminal and a fourth terminal, wherein the third terminal is connected to the second terminal and the fourth terminal is connected to the second input, and a third resistor having a fifth terminal and a sixth terminal, wherein the fifth terminal is connected to at least one of the second and the third terminals and the sixth terminal is connected to a reference potential; further using a transistor network having a third input and a second output, wherein the first output of the operational amplifier is connected to the third input; and biasing the operational amplifier and the transistor network so as to generate the bandgap reference voltage at the second output.

The present BGR circuit includes a T-network in place of individual drain resistors. The overall resistance in the present circuit is substantially lower than the resistance in the prior art BGR circuit of comparable performance. Hence, the chip area occupied by the resistors in the circuit is substantially reduced when compared with the area occupied by the resistors in the prior art BGR circuit. The circuit provides a steady reference voltage with sub 1V supply and very low power consumption.

#### BRIEF DESCRIPTION OF THE DRAWINGS

For the present disclosure to be easily understood and readily practiced, the present disclosure will now be described for purposes of illustration and not limitation, in connection with the following figures, wherein:

Fig. 1 illustrates a prior art bandgap reference (BGR) voltage generator circuit that can operate with sub 1V supply voltage;

Fig. 2 is a block diagram representation of a BGR circuit according to one embodiment of the present disclosure;

Fig. 3 depicts an exemplary passive resistor T-network according to the present disclosure implemented in a portion of the BGR circuit in Fig. 1;

Fig. 4 shows the BGR circuit of Fig. 2 in more detail;

Fig. 5 illustrates a temperature graph of simulated values of  $V_a$  and  $V_b$  in the circuit configuration shown in Fig. 4;

Fig. 6 is a temperature graph of simulated values of the reference voltage  $V_{ref}$  generated using the circuit configuration shown in Fig. 4;

Fig. 7 illustrates a temperature graph of simulated values of  $V_a$  and  $V_b$  in the circuit configuration shown in Fig. 1; and

Fig. 8 is a temperature graph of simulated values of the reference voltage  $V_{ref}$  generated using the circuit configuration shown in Fig. 1.

#### DETAILED DESCRIPTION

Reference will now be made in detail to some embodiments of the present disclosure, examples of which are illustrated in the accompanying drawings. It is to be understood that the figures and descriptions of the present disclosure included herein illustrate and describe elements that are of particular relevance to the present disclosure, while eliminating, for the sake of clarity, other elements found in typical bandgap reference (BGR) voltage generator circuits.

Fig. 2 is a block diagram representation of a BGR circuit 70 according to one embodiment of the present disclosure. It is noted here that same reference numerals are used to

identify elements common between the BGR circuit 70 and the circuit 10 in Fig. 1. For example, the op-amp 12 and its inputs 20, 22 are identical in the circuits in Figs. 1 and 2 and, hence, are referred to by the same reference numerals. The BGR circuit 70 also includes a CMOS transistor network 58 (discussed in more detail hereinbelow with reference to Fig. 4) that is connected in a looped configuration to provide the input voltages, Va and Vb (Va = Vb), to the op-amp 12. A difference between the BGR circuit 10 in Fig. 1 and the circuit 70 in Fig. 2 is the presence of a passive resistor T-network 60 between the op-amp inputs 20, 22 as shown in Fig. 2.

Fig. 3 depicts an exemplary passive resistor T-network 60 according to the present disclosure implemented in a portion of the BGR circuit 10 in Fig. 1. The portion of the BGR circuit 10 shown in Fig. 3 includes the drain terminals 28 and 34 of transistors P1 and P2, respectively, and associated diode and resistor elements. The N parallel diodes in Fig. 1 are collectively represented by a single diode 48 in Fig. 3. The T-network 60 includes three passive resistors 62 (R1), 64 (R2), and 66 (R12) connected in a T-configuration between the op-amp inputs Va 22 and Vb 20 as illustrated in Fig. 3. Thus, the two original resistors 42 (R1) and 50 (R2) in the BGR circuit 10 in Fig. 1 are eliminated and the three-resistor T-network 60 is added. Both the resistors 62 and 64 are connected between the drain terminals 28, 34. Furthermore, in the configuration in Fig. 3, an additional resistor R12 (66) is connected from the junction of R1 (62) and R2 (64) to the reference potential. It is noted here that although passive resistors are shown as forming the T-network 60, in some embodiments of the present disclosure, one or more of the resistors in the T-network 60 may be active resistors (e.g., a resistor formed by a p-n junction) configured to provide resistance equal to that provided by the corresponding passive resistors.

Fig. 4 shows the BGR circuit 70 of Fig. 2 in more detail. As can be seen from a comparison of the BGR circuits 10 and 70, the BGR circuit 70 is a modified form of the BGR circuit 10, with the passive resistor T-network 60 of Fig. 3 being added and the individual resistors R1 (42) and R2 (50) in Fig. 1 being eliminated as discussed hereinbefore. All other circuit elements in BGR circuits 10 and 70 remain identical and, therefore, the discussion of various circuit elements and their interconnection given hereinbefore under the "Background" section is not repeated here for the sake of brevity. As mentioned hereinbefore with reference to

Fig. 2, the BGR circuit 70 includes a CMOS transistor network 58. The transistor network 58, as can be seen from Fig. 4, includes the three CMOS transistors P1 (14), P2 (16) and P3 (18). The transistor network 58 additionally may also include the diode 44 and N parallel diodes 48, and the resistors R3 (46) and R4 (52). All of the elements in the transistor network 58 are appropriately biased. Also, although not shown in Figs. 1 and 4, it is understood that the op-amp 12 is also connected to appropriate supply and ground potentials. It is noted here that although the BGR circuit 70 is shown to include PMOS transistors, it is known in the art that a similar BGR circuit with appropriately biased NMOS (N-substrate MOS) transistors may also be constructed, instead of the PMOS transistor configuration of Fig. 4. Further, instead of using CMOS transistors 14, 16, 18, the BGR circuit 70 may also be construed using dynamic-threshold MOS transistors (DTMOST), bipolar junction transistors, or BICMOS devices.

The BGR circuit 70 exploits the fact that because the op-amp inputs Va 22 and Vb 20 are at the same voltage, the two equal resistors R1 (42) and R2 (50) in Fig. 1 can be "shared" between the drain terminals 28 and 34, without modifying any other aspect of the circuit 10 in Fig. 1. This results in the new resistors R1 (62) and R2 (64), being significantly lower in resistance. Further, even if an additional resistor R12 (66) is added (thereby making the T configuration 60) to obtain the same performance as the sub-1V performance achieved by the BGR circuit 10 in Fig. 1, the combined overall value of all resistances in circuit 70 in Fig. 4 is still substantially lower than the total resistance present in the circuit configuration of Fig. 1. For example, as noted under the "Background" section hereinbefore, the resistors in the BGR circuit 10 in Fig. 1 may have the following values:

$$R1 (42)=R2 (50)=3.2M\Omega, R3 (46)=220k\Omega, R4 (52)=800k\Omega \quad \dots(8)$$

In this event, the total resistance due to all these resistors in equation (8) is  $7.42M\Omega$ . On the other hand, for substantially equal performance, the following resistor values may be assigned to the resistors in the BGR circuit 70 in Fig. 4:

$$R1 (62)=R2 (64)=100k\Omega, R12 (66)=1.6M\Omega, R3 (46)=220k\Omega, R4 (52)=800k\Omega \quad \dots(9)$$

The total resistance due to R1 (62), R2 (64), R12 (66), R3 (46) and R4 (52) in Fig. 4 with the values given in equation (9) is, however, only  $2.82\text{M}\Omega$ . Hence, the bandgap in Fig. 4 provides substantially the same degree of performance as before (i.e., as in Fig. 1), but the area of the resistor network including resistors R1 (62), R2 (64), R12 (66), R3 (46) and R4 (52) is significantly reduced, because the area of resistors scales with their absolute values. For example, as discussed hereinbefore, the total area of resistors in Fig. 1 with resistance values given in equation (8) may be  $300\mu\text{m} \times 300\mu\text{m}$  in one implementation of the circuit 10. However, in one embodiment, simulation of the BGR circuit 70 (for a typical  $0.18\mu\text{m}$  CMOS fabrication) with resistors R1 (62), R2 (64), R12 (66), R3 (46) and R4 (52) having values given in equation (9) results in the total chip area occupied by these resistors to be  $185\mu\text{m} \times 185\mu\text{m}$ , which is an area reduction of 62% over the area ( $300\mu\text{m} \times 300\mu\text{m}$ ) occupied by the resistors in the BGR circuit 10 for comparable performance. The reduction in area is achieved because lower valued resistors are employed as part of the T-network 60.

It is observed from equations (8) and (9) that the value of resistor R12 (66) may be half of the values of resistors R1 (42) and R2 (50). One reason for the reduction in value of R12 (66) is that when  $V_a = V_b$ ,  $I_{1b} = I_{2b}$  (Fig. 1) as in equation (5) above. Therefore, the total current flowing through R12 (66) in the configuration of Fig. 4 is  $I_{1b} + I_{2b}$  or  $2I_{1b}$  (or  $2I_{2b}$ ). Hence, R12 (66) can be half the value of either of R1 (42) or R2 (50). The additional resistors R1 (62) and R2 (64) are then needed to complete the T-network 60 in Fig. 4 to provide the performance comparable to that provided by the circuit 10 in Fig. 1. The values of these additional resistors R1 (62) and R2 (64) may be selected sufficiently high (e.g.,  $100\text{ k}\Omega$  as in equation (9)) to provide some isolation between nodes Va and Vb in Fig. 4.

Fig. 5 illustrates a temperature graph 80 of simulated values of Va and Vb in the circuit configuration shown in Fig. 4. Fig. 6 is a temperature graph 90 of simulated values of the reference voltage Vref generated using the circuit configuration shown in Fig. 4. The BGR circuit 70 was simulated, using HSPICE software, with an "ideal" op-amp (for the op-amp 12) and with the resistor values given in equation (9) above. The number of parallel diodes 48 was one hundred (i.e.,  $N=100$ ). The simulation was performed using the TT models (typical n-type and p-type transistors) for a typical  $0.18\mu\text{m}$  CMOS fabrication process with  $V_{cc}=1.5\text{V}$ . Here,

V<sub>a</sub> and V<sub>b</sub> are proportional to absolute temperature (PTAT), and V<sub>ref</sub> is the desired reference voltage generated by the circuits 10, 70.

It is noted that the simulated values of V<sub>a</sub> and V<sub>b</sub> (V<sub>a</sub>=V<sub>b</sub>) in Fig. 5 against a range of temperature values, and the simulated values of V<sub>ref</sub> in Fig. 6 against a range of temperature values were consistent with the simulated values for V<sub>a</sub>, V<sub>b</sub> and V<sub>ref</sub> obtained over the same temperature range in the BGR circuit 10 of Fig. 1, with the resistor values given in equation (8) above. For ease of comparison, Fig. 7 illustrates a temperature graph of simulated values of V<sub>a</sub> and V<sub>b</sub> in the circuit configuration shown in Fig. 1, and Fig. 8 shows a temperature graph of simulated values of the reference voltage V<sub>ref</sub> generated using the circuit configuration shown in Fig. 1. Both of the circuits in Figs. 1 and 4 were simulated using identical simulation conditions described hereinbefore (e.g., the same HSPICE simulation software, N=100 parallel diodes, TT models for transistors, etc.), except for the use of different resistor values—the values give in equation (8) for the simulation of the circuit in Fig. 1, and the values given in equation (9) for the simulation of the circuit in Fig. 4. It is observed that there is a slight shift (about 40 mV) in the graph in Fig. 8 for V<sub>ref</sub> as compared to the similar graph in Fig. 6. This shift may be attributable to the different resistor values “seen” by the diodes in Fig. 4 for resistors 62, 64, 66. However, the overall variation of V<sub>ref</sub> (in Figs. 6 and 8) over a wide temperature range is significantly similar in the simulated results for circuits in Figs. 1 and 4. Thus, it can be seen from the simulation results in Figs. 5-8 that the BGR circuits 10 and 70 have comparable performance.

The foregoing describes a CMOS bandgap reference (BGR) voltage generator circuit with a passive resistor T-network of low resistance connected between the inverting and non-inverting inputs of the op-amp in the circuit. The op-amp's output is connected to the gates of three PMOS transistors and the drains of two of the transistors are connected in a looped manner to the input terminals of the op-amp. The T-network is placed between these drains that connect to the op-amp. The overall resistance in the present circuit is substantially lower than the resistance in the prior art BGR circuit of comparable performance. Hence, the chip area occupied by the resistors in the circuit is substantially reduced when compared with the area occupied by the resistors in the prior art BGR circuit. The present BGR circuit provides a steady reference voltage with sub-1V supply and very low power consumption. The BGR circuit according to the

present disclosure, thus, can be used in chips with low power applications such as, for example, imaging sensors for digital cameras and mobile phones.

While the disclosure has been described in detail and with reference to specific embodiments thereof, it will be apparent to one skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope of the embodiments. Thus, it is intended that the present disclosure cover the modifications and variations of this disclosure provided they come within the scope of the appended claims and their equivalents.

## CLAIMS

What is claimed is:

1. A bandgap reference circuit comprising:
  - an operational amplifier including a first input, a second input, and a first output;
  - a T-network of passive resistors electrically connected between said first and said second inputs, wherein said T-network includes:
    - a first resistor having a first terminal and a second terminal, wherein said first terminal is electrically connected to said first input,
    - a second resistor having a third terminal and a fourth terminal, wherein said third terminal is electrically connected to said second terminal and said fourth terminal is electrically connected to said second input, and
    - a third resistor having a fifth terminal and a sixth terminal, wherein said fifth terminal is electrically connected to at least one of said second and said third terminals and said sixth terminal is electrically connected to a reference potential; and
  - a transistor network having a third input and a second output, wherein said first output of said operational amplifier is electrically connected to said third input to generate a bandgap reference voltage at said second output.
2. The bandgap reference circuit of claim 1, wherein said transistor network is a CMOS transistor network.
3. The bandgap reference circuit of claim 2, wherein said CMOS transistor network includes:
  - a first CMOS transistor having a gate electrically connected to said first output, a source electrically connected to a supply voltage, and a drain electrically connected to a diode, wherein said drain of said first CMOS transistor is configured to function as said first input;
  - a second CMOS transistor having a gate electrically connected to said first output, a source electrically connected to said supply voltage, and a drain electrically

connected to a diode-resistor network, wherein said drain of said second CMOS transistor is configured to function as said second input; and

a third CMOS transistor having a gate electrically connected to said first output, a source electrically connected to said supply voltage, and a drain electrically connected to a fourth resistor, wherein said drain of said third CMOS transistor is configured to function as said second output.

4. The bandgap reference circuit of claim 3, wherein each of said first, second, and third CMOS transistors is a P-substrate MOS.
5. The bandgap reference circuit of claim 3, wherein an anode of said diode is electrically connected to said drain of said first CMOS transistor and a cathode of said diode is electrically connected to said reference potential.
6. The bandgap reference circuit of claim 3, wherein said fourth resistor includes a seventh terminal and an eighth terminal, wherein said seventh terminal is electrically connected to said drain of said third CMOS transistor and said eighth terminal is electrically connected to said reference potential.
7. The bandgap reference circuit of claim 3, wherein said diode-resistor network includes:  
a fifth resistor having a seventh terminal and an eighth terminal, wherein said seventh terminal is electrically connected to said drain of said second CMOS transistor;  
and  
one or more diodes electrically connected in parallel, wherein anodes of said one or more diodes are electrically connected to said eighth terminal and cathodes of said one or more diodes are electrically connected to said reference potential.
8. The bandgap reference circuit of claim 7, wherein said first resistor has a value of  $100\text{k}\Omega$ , said second resistor has a value of  $100\text{k}\Omega$ , said third resistor has a value of  $1.6\text{M}\Omega$ , said fourth resistor has a value of  $800\text{k}\Omega$ , and said fifth resistor has a value of  $220\text{k}\Omega$ .

9. The bandgap reference circuit of claim 2, wherein said CMOS transistor network includes:
  - a first CMOS transistor having a gate connected to said first output and a source electrically connected to a supply voltage, wherein a drain of said first CMOS transistor is configured to function as said first input;
  - a diode having an anode and a cathode, wherein the drain of said first CMOS transistor is electrically connected to said anode and said reference potential is electrically connected to said cathode;
  - a second CMOS transistor having a gate electrically connected to said first output and a source electrically connected to said supply voltage, wherein a drain of said second CMOS transistor is configured to function as said second input;
  - a diode-resistor network including:
    - a fourth resistor having a seventh terminal and an eighth terminal, wherein said seventh terminal is electrically connected to the drain of said second CMOS transistor, and
    - a plurality of diodes electrically connected in parallel, wherein anodes of said plurality of diodes are electrically connected to said eighth terminal and cathodes of said plurality of diodes are electrically connected to said reference potential;
  - a third CMOS transistor having a gate electrically connected to said first output and a source electrically connected to said supply voltage, wherein a drain of said third CMOS transistor is configured to function as said second output; and
  - a fifth resistor having a ninth terminal and a tenth terminal, wherein said ninth terminal is electrically connected to the drain of said third CMOS transistor and said tenth terminal is electrically connected to said reference potential.
10. The bandgap reference circuit of claim 1, wherein said first input is an inverting input of said operational amplifier and said second input is a non-inverting input of said operational amplifier.
11. In a bandgap reference circuit having:

an operational amplifier including a first input, a second input, and an output; a first CMOS transistor having a gate connected to said first output, a source connected to a supply voltage, and a drain connected to a diode, wherein said drain of said first CMOS transistor is configured to function as said first input; a second CMOS transistor having a gate connected to said first output, a source connected to said supply voltage, and a drain connected to a first resistor in series with a parallel network of diodes, wherein said drain of said second CMOS transistor is configured to function as said second input; a third CMOS transistor having a gate connected to said output, a source connected to said supply voltage, and a drain connected to a second resistor, wherein a bandgap reference voltage is obtained at said drain of said third CMOS transistor; the improvement comprises:

a T-network of passive resistors connected between said first and said second inputs, wherein said T-network includes:

a third resistor having a first terminal and a second terminal, wherein said first terminal is electrically connected to said first input,

a fourth resistor having a third terminal and a fourth terminal, wherein said third terminal is electrically connected to said second terminal and said fourth terminal is electrically connected to said second input, and

a fifth resistor having a fifth terminal and a sixth terminal, wherein said fifth terminal is electrically connected to at least one of said second and said third terminals and said sixth terminal is electrically connected to a reference potential.

12. The improvement of claim 11, wherein said third resistor has a value of  $100k\Omega$ , said fourth resistor has a value of  $100k\Omega$ , and said fifth resistor has a value of  $1.6M\Omega$ .
13. The improvement of claim 11, wherein said first input is an inverting input of said operational amplifier and said second input is a non-inverting input of said operational amplifier.

14. A method comprising:  
providing an operational amplifier having a first input, a second input, and a first output;  
connecting a T-network of passive resistors between said first and said second inputs,  
wherein said T-network includes:  
a first resistor having a first terminal and a second terminal, wherein said first  
terminal is connected to said first input,  
a second resistor having a third terminal and a fourth terminal, wherein said third  
terminal is connected to said second terminal and said fourth terminal is  
connected to said second input, and  
a third resistor having a fifth terminal and a sixth terminal, wherein said fifth  
terminal is connected to at least one of said second and said third terminals  
and said sixth terminal is connected to a reference potential; and  
further providing a transistor network having a third input and a second output, wherein  
said first output of said operational amplifier is connected to said third input.
15. The method of claim 14, wherein further providing said transistor network includes:  
providing a first CMOS transistor having a gate connected to said first output, a source  
connected to a supply voltage, and a drain connected to a diode, wherein said  
drain of said first CMOS transistor is configured to function as said first input;  
providing a second CMOS transistor having a gate connected to said first output, a source  
connected to said supply voltage, and a drain connected to a diode-resistor  
network, wherein said drain of said second CMOS transistor is configured to  
function as said second input; and  
providing a third CMOS transistor having a gate connected to said first output, a source  
connected to said supply voltage, and a drain connected to a fourth resistor,  
wherein said drain of said third CMOS transistor is configured to function as said  
second output.
16. A method of generating a bandgap reference voltage, said method comprises:  
using an operational amplifier having a first input, a second input, and a first output;  
using a T-network of passive resistors between said first and said second inputs, wherein

00474496.DOC

said T-network includes:

a first resistor having a first terminal and a second terminal, wherein said first terminal is connected to said first input,

a second resistor having a third terminal and a fourth terminal, wherein said third terminal is connected to said second terminal and said fourth terminal is connected to said second input, and

a third resistor having a fifth terminal and a sixth terminal, wherein said fifth terminal is connected to at least one of said second and said third terminals and said sixth terminal is connected to a reference potential;

further using a transistor network having a third input and a second output, wherein said first output of said operational amplifier is connected to said third input; and biasing said operational amplifier and said transistor network so as to generate said bandgap reference voltage at said second output.

17. A bandgap reference circuit substantially as hereinbefore described and with reference to the accompanying drawings.

18. A method substantially as hereinbefore described with reference to the accompanying drawings.

## ABSTRACT

A CMOS bandgap reference (BGR) voltage generator circuit has a passive resistor T-network of low resistance connected between the inverting and non-inverting inputs of the op-amp in the circuit. The op-amp's output is connected to the gates of three PMOS transistors and the drains of two of the transistors are connected in a looped manner to the input terminals of the op-amp. The T-network is placed between these drains that connect to the op-amp. The overall resistance in the present circuit is substantially lower than the resistance in the prior art BGR circuit of comparable performance. Hence, the chip area occupied by the resistors in the circuit is substantially reduced when compared with the area occupied by the resistors in the prior art BGR circuit. The circuit provides a steady reference voltage with sub-1V supply and very low power consumption.




FIG. 1 (PRIOR ART)

3 PAGE BLANK (USPTO)




FIG. 2




FIG. 3

**THIS PAGE BLANK (USPTO)**




FIG. 4

**THIS PAGE BLANK (USPTO)**




FIG. 5




FIG. 6

THIS PAGE BLANK (USPTO)




FIG. 7




FIG. 8

**THIS PAGE BLANK (USPTO)**